default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Architecture and Code Optimization (TACO), Volume 7
Volume 7, Number 1, April 2010
- Xiaohang Wang, Mei Yang, Yingtao Jiang, Peng Liu:
A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints. 1:1-1:30 - Zhong-Ho Chen, Alvin Wen-Yu Su:
A hardware/software framework for instruction and data scratchpad memory allocation. 2:1-2:27 - Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Hsien-Hsin S. Lee:
Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching. 3:1-3:35 - Daniel Sánchez, George Michelogiannakis
, Christos Kozyrakis:
An analysis of on-chip interconnection networks for large-scale chip multiprocessors. 4:1-4:28 - Xiuyi Zhou, Jun Yang, Marek Chrobak, Youtao Zhang:
Performance-aware thermal management via task scheduling. 5:1-5:31
Volume 7, Number 2, September 2010
- Arun Raghavan, Colin Blundell, Milo M. K. Martin:
Token tenure and PATCH: A predictive/adaptive token-counting hybrid. 6:1-6:31 - Christian Wimmer, Hanspeter Mössenböck:
Automatic feedback-directed object fusing. 7:1-7:35 - Benjamin C. Lee, David M. Brooks:
Applied inference: Case studies in microarchitectural design. 8:1-8:37 - Ryan N. Rakvic, Qiong Cai, José González, Grigorios Magklis, Pedro Chaparro, Antonio González:
Thread-management techniques to maximize efficiency in multicore and simultaneous multithreaded microprocessors. 9:1-9:25 - Derek Chi-Wai Pao, Wei Lin, Bin Liu:
A memory-efficient pipelined implementation of the aho-corasick string-matching algorithm. 10:1-10:27 - Xuejun Yang, Ying Zhang, Xicheng Lu, Jingling Xue, Ian Rogers, Gen Li, Guibin Wang, Xudong Fang:
Exploiting the reuse supplied by loop-dependent stream references for stream processors. 11:1-11:35 - Vijay Janapa Reddi, Simone Campanoni, Meeta Sharma Gupta, Michael D. Smith, Gu-Yeon Wei, David M. Brooks, Kim M. Hazelwood:
Eliminating voltage emergencies via software-guided code transformations. 12:1-12:28
Volume 7, Number 3, December 2010
- Qin Zhao, Ioana Cutcutache, Weng-Fai Wong:
PiPA: Pipelined profiling and analysis on multicore systems. 13:1-13:29 - Fei Guo, Yan Solihin, Li Zhao, Ravishankar R. Iyer:
Quality of service shared cache management in chip multiprocessor architecture. 14:1-14:33 - Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ramakrishnan Rajamony, Yuan Xie:
Design exploration of hybrid caches with disparate memory technologies. 15:1-15:34 - Kornilios Kourtis, Georgios I. Goumas, Nectarios Koziris:
Exploiting compression opportunities to improve SpMxV performance on shared memory systems. 16:1-16:31
Volume 7, Number 4, December 2010
- Betul Buyukkurt, John Cortes, Jason R. Villarreal, Walid A. Najjar:
Impact of high-level transformations within the ROCCC framework. 17:1-17:36 - Yuan-Shin Hwang, Tzong-Yen Lin, Rong-Guey Chang:
DisIRer: Converting a retargetable compiler into a multiplatform binary translator. 18:1-18:36 - Michael Boyer, David Tarjan, Kevin Skadron:
Federation: Boosting per-thread performance of throughput-oriented manycore architectures. 19:1-19:38 - Grigori Fursin, Olivier Temam:
Collective optimization: A practical collaborative approach. 20:1-20:29 - Fang Liu, Yan Solihin:
Understanding the behavior and implications of context switch misses. 21:1-21:28
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:37 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
