default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Micro, Volume 12
Volume 12, Number 1, February 1992
- David B. Gustavson:
The Scalable Coherent Interface and related standards projects. 10-22 - Daniel Mann:
Unix and the Am29000 microprocessor. 23-31 - Bernhard E. Boser, Eduard Säckinger, Jane Bromley, Yann LeCun, Lawrence D. Jackel:
Hardware requirements for neural network pattern classifiers: a case study and implementation. 32-40 - Ophir Frieder, Vijaykumar A. Topkar, Ramesh K. Karne, Arun K. Sood:
Experimentation with hypercube database engines. 42-56 - Marcus Adams, Yi Qian, Jacek Tomaszunas, Josef Burtscheidt, Edgar Kaiser, Csaba Juhász:
Conformance testing of VMEbus and Multibus II products. 57-64
Volume 12, Number 2, April 1992
- Sunil Mirapuri, Michael Woodacre, Nader Vasseghi:
The Mips R4000 processor. 10-22 - William J. Dally, Stuart Fiske, John S. Keen, Richard A. Lethin, Michael D. Noakes, Peter R. Nuth, Roy E. Davison, Gregory A. Fyler:
The message-driven processor: a multicomputer processing node with efficient mechanisms. 23-39 - Keith Diefendorff, Michael Allen:
Organization of the Motorola 88110 superscalar RISC microprocessor. 40-63 - Jack Regula:
The proposed SSBLT standard doubles the VME64 transfer rate. 64-71 - Lee J. White, Hareton K. N. Leung
:
On the edge. Regression testability. 81-84
Volume 12, Number 3, June 1992
- Karl-Erwin Grosspietsch:
Associative processors and memories: a survey. 12-19 - Ian N. Robinson:
Pattern-addressable memory. 20-30 - Frederick P. Herrmann, Charles G. Sodini:
A dynamic associative processor for machine vision applications. 31-41 - Richard H. Storer, Mike R. Pout, Andrew R. Thomson, Erik L. Dagless, Andrew W. G. Duller, A. P. Marriott, Peter J. Hicks:
An associative processing module for a heterogeneous vision architecture. 42-55 - Tim Moors, Antonio Cantoni:
Cascading content-addressable memories. 56-66
Volume 12, Number 4, August 1992
- Armin W. Wieder, Franz Neppl:
CMOS technology trends and economics. 10-19 - Rob Woudsma, Jef L. van Meerbergen:
Consumer applications: a driving force for high-level synthesis of signal-processing architectures. 20-33 - Edgard Laes, Herman J. Casier, Eric Schutz:
Analog-digital technologies for mixed-signal processing: The driving force to success for the European industry. 34-42 - Jean Pierre Moreau, Joseph Borel, Davoud Samani:
European trends in library development. 43-53 - Anton Sauer, Jean-Pierre Tual, Robin La Fontaine:
European activities for EDA standardization. 54-59 - Ray Simar Jr., Peter Koeppen, Jerald Leach, Steve Marshall, Dave Francis, Greg Mekras, Jeffrey Rosenstrauch, Scott Anderson:
Floating-point processors join forces in parallel processing architectures. 60-69 - David K. Kahaner:
MITI's real world computing program. 70-80
Volume 12, Number 5, October 1992
- Eric Petajan:
Digital video coding techniques for US high-definition TV. 13-21 - Obed Duardo, Scott C. Knauer, John N. Mailhot, Kalyan Mondal, Tommy C. Poon:
Architecture and implementation of ICs for a DSC-HDTV video decoder system. 22-27 - Peter A. Ruetz, Po Tong:
A 160 Mpixel/s IDCT processor for HDTV. 28-32 - Douglas Bailey, Matt Cressa, Jan Fandrianto, Doug Neubauer, Hedley K. J. Rainnie, Chi-Shin Wang:
Programmable vision processor/controller for flexible implementation of current and future image compression standards. 33-39 - Clark D. Thomborson:
The V.42bis standard for data-compressing modems. 41-53 - Urs A. Müller, Bernhard Bäumle, Peter Kohler, Anton Gunzinger, Walter Guggenbühl:
Achieving supercomputer performane for neural net simulation with an array of digital signal processors. 55-65
Volume 12, Number 6, December 1992
- Michael R. Smith:
How RISCy is DSP? 10-23 - Parimal Patel, Hemal N. Kothari, James F. Robb:
Development of an ASIC set for signal processing. 24-33 - Jeff Brauch, Simon M. Tam, Mark A. Holler, Arthur L. Shmurun:
Analog VLSI neural networks for impact signal processing. 34-45 - Jin Luo, Christof Koch, Bimal Mathur:
Figure-ground segregation using an analog VLSI chip. 46-57 - Karl-Erwin Grosspietsch, Ralf Reetz:
The associative processor system CAPRA: architecture and applications. 58-67 - Charles D. Stormon, Nikos B. Troullinos, Edward M. Saleh, Abhijeet V. Chavan, Mark R. Brule, John V. Oldfield:
A general-purpose CMOS associative processor IC and system. 68-78
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:44 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
