default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID26th RSP 2015: Amsterdam, The Netherlands
- 2015 International Symposium on Rapid System Prototyping, RSP 2015, Amsterdam, The Netherlands, October 8-9, 2015. IEEE 2015, ISBN 978-1-4673-8276-2
- Jean-Loup Terraillon, Maxime Perrotin, Christophe Honvault:
Keynote: Toward a space system development framework. 2 - Jérôme Hugues, Julien Delange:
Model-based design and automated validation of ARINC653 architectures. 3-9 - Juan Sebastian Piedrahita Giraldo, Anderson Luiz Sartor, Luigi Carro, Stephan Wong, Antonio Carlos Schneider Beck:
Evaluation of energy savings on a VLIW processor through dynamic issue-width adaptation. 11-17 - Sheng Yang, Rishad A. Shafik, S. Saqib Khursheed, David Flynn, Geoff V. Merrett, Bashir M. Al-Hashimi:
Application-specific memory protection policies for energy-efficient reliable design. 18-24 - Joao Gabriel Reis, Antônio Augusto Fröhlich
, Lucas Francisco Wanner:
X-Ware: mutant computing substrates. 25-31 - Gaudron Mathieu, Bois Guy, Jérôme Hugues, Fellipe Monteiro:
Performance verification for ESL design methodology from AADL models. 33-37 - Arnaud Grasset:
Design of critical embedded systems: from early specifications to prototypes. 38 - Pranav Srinivas Kumar, William Emfinger, Amogh Kulkarni, Gabor Karsai, Dexter Watkins, Benjamin Gasser, Cameron Ridgewell, Amrutur Anilkumar:
ROSMOD: a toolsuite for modeling, generating, deploying, and managing distributed real-time component-based software using ROS. 39-45 - Youngsub Ko, Youngmin Yi, Joongbaik Kim, Soonhoi Ha:
Fast GPU-in-the-loop simulation technique at OpenGL ES API level for Android Graphics Applications. 47-53 - Denis Becker, Matthieu Moy, Jérôme Cornet:
Challenges for the parallelization of loosely timed SystemC programs. 54-60 - Matthieu Payet, Virginie Fresse, Frédéric Rousseau, Pascal Remy:
Dynamic data flow analysis for NoC based application synthesis. 61-67 - Valentin Mena Morales, Yahia Brakni, Pierre-Henri Horrein, Amer Baghdadi:
Caasper: providing accessible FPGA-acceleration over the network. 68-74 - Arun Chandrasekharan, Kenneth Schmitz, Ulrich Kühne, Rolf Drechsler:
Ensuring safety and reliability of IP-based system design - A container approach. 76-82 - Mateus Krepsky Ludwich, Antônio Augusto Fröhlich:
Proper handling of interrupts in cyber-physical systems. 83-89 - Zsolt Lattmann, James Klingler, Patrik Meijer, Jason Scott, Sandeep Neema, Ted Bapty, Gabor Karsai:
Towards an analysis-driven rapid design process for cyber-physical systems. 90-96 - Pranav Srinivas Kumar, William Emfinger, Gabor Karsai:
A testbed to simulate and analyze resilient cyber-physical systems. 97-103 - Naman Govil, Shubhajit Roy Chowdhury:
GMA: a high speed metaheuristic algorithmic approach to hardware software partitioning for Low-cost SoCs. 105-111 - Rui Santos, Shyamsundar Venkataraman, Akash Kumar:
Generic scrubbing-based architecture for custom error correction algorithms. 112-118 - Ihsen Alouani, Braham Lotfi Mediouni, Smaïl Niar:
A multi-objective approach for software/hardware partitioning in a multi-target tracking system. 119-125 - Bo Yan, Kenneth B. Kent:
Hard block reduction and synthesis improvements in Odin II. 126-132 - Laurent-Frederic Ducreux, Claire Guyon-Gardeux, Maxime Louvel, François Pacull, Safietou Raby Thior, Maria Isabel Vergara Gallego:
Rapid prototyping of complete systems, the case study of a smart parking. 133-139
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-26 20:53 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
