default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHPEC 2016: Waltham, MA, USA
- 2016 IEEE High Performance Extreme Computing Conference, HPEC 2016, Waltham, MA, USA, September 13-15, 2016. IEEE 2016, ISBN 978-1-5090-3525-0
- Dylan Hutchison, Jeremy Kepner, Vijay Gadepally, Bill Howe:
From NoSQL Accumulo to NewSQL Graphulo: Design and utility of graph algorithms inside a BigTable database. 1-9 - Manoj Kumar, Mauricio J. Serrano, José E. Moreira, Pratap Pattnaik, William P. Horn, Joefon Jann, Gabriel Tanase:
Efficient implementation of scatter-gather operations for large scale graph analytics. 1-7 - Pierre-David Letourneau, Matthew Harper Langston, Richard Lethin:
A sparse multi-dimensional Fast Fourier Transform with stability to noise in the context of image processing and change detection. 1-6 - Timothy G. Mattson, Romain Cledat, Vincent Cavé, Vivek Sarkar, Zoran Budimlic, Sanjay Chatterjee, Joshua B. Fryman, Ivan Ganev, Robin Knauerhase
, Min Lee, Benoît Meister, Brian Nickerson, Nick Pepperling, Bala Seshasayee, Sagnak Tasirlar, Justin Teller, Nick Vrvilo:
The Open Community Runtime: A runtime system for extreme scale computing. 1-7 - Newton Campbell Jr., Michael J. Laszlo, Sumitra Mukherjee:
Landmark routing for large graphs in fixed-memory environments. 1-7 - Cosmin Nita, Iulian Stroia, Lucian Mihai Itu, Constantin Suciu, Viorel Mihalef, Manasi Datar, Saikiran Rapaka, Puneet Sharma:
GPU accelerated, robust method for voxelization of solid objects. 1-5 - Chao Liu, Miriam Leeser:
Unified and lightweight tasks and conduits: A high level parallel programming framework. 1-7 - Zuohao She, Surabhi Ravishankar, Jennie Duggan:
BigDAWG polystore query optimization through semantic equivalences. 1-6 - John Meehan, Stan Zdonik, Shaobo Tian, Yulong Tian, Nesime Tatbul, Adam Dziedzic, Aaron J. Elmore:
Integrating real-time and batch processing in a polystore. 1-7 - Yih-Chuan Lin, Shang-Che Wu:
Parallel motion estimation and GPU-based fast coding unit splitting mechanism for HEVC. 1-7 - Ming Ouyang:
KNN in the Jaccard space. 1-7 - Sang Woo Jun, Huy T. Nguyen, Vijay Gadepally, Arvind:
In-storage embedded accelerator for sparse pattern processing. 1-7 - Thomas Moyer, Vijay Gadepally:
High-throughput ingest of data provenance records into Accumulo. 1-6 - Yinan Liu, Jiayi Sheng, Martin C. Herbordt:
A hardware design for in-brain neural spike sorting. 1-6 - Azzam Haidar, Stanimire Tomov, Konstantin Arturov, Murat Efe Guney, Shane Story, Jack J. Dongarra:
LU, QR, and Cholesky factorizations: Programming model, performance analysis and optimization techniques for the Intel Knights Landing Xeon Phi. 1-7 - Brendan Gavin, Eric Polizzi:
Enhancing the performance and robustness of the FEAST eigensolver. 1-6 - Saurabh Hukerikar, Christian Engelmann:
Havens: Explicit reliable memory regions for HPC applications. 1-6 - Adam Dziedzic, Aaron J. Elmore, Michael Stonebraker:
Data transformation and migration in polystores. 1-6 - Benoît Pradelle, Muthu Manikandan Baskaran, Thomas Henretty, Benoît Meister, Athanasios Konstantinidis, Richard Lethin:
Polyhedral compilation for energy efficiency. 1-7 - Jeffrey S. Young, Julian Romera, Matthias Hauck, Holger Fröning:
Optimizing communication for a 2D-partitioned scalable BFS. 1-7 - W. Christopher Lenhardt, Mike Conway, Erik Scott, Brian Blanton, Ashok Kumar Krishnamurthy, Mirsad Hadzikadic, Mladen A. Vouk, Alyson G. Wilson:
Cross-institutional research cyberinfrastructure for data intensive science. 1-6 - Khadeer Ahmed, Qinru Qiu, Mangesh Tamhankar:
Distributed and configurable architecture for neuromorphic applications on heterogeneous cluster. 1-7 - Ahmed Sanaullah, Saiful A. Mojumder, Kathleen M. Lewis, Martin C. Herbordt:
GPU-accelerated charge mapping. 1-7 - Jordi Ros-Giralt, Alan Commike, Richard A. Lethin, Sourav Maji, Malathi Veeraraghavan:
High-performance algorithms and data structures to catch elephant flows. 1-7 - Janice Canedo, Anthony Skjellum:
Adding scalability to Internet of Things gateways using parallel computation of edge device data. 1-5 - Andrew Milluzzi, Alan D. George, Herman Lam:
Computational and memory analysis of Tegra SoCs. 1-7 - V. M. Krushnarao Kotteda, Ashesh Chattopadhyay, Vinod Kumar, William F. Spotz:
A framework to integrate MFiX with Trilinos for high fidelity fluidized bed computations. 1-6 - Albert Reuther, Chansup Byun, William Arcand, David Bestor, Bill Bergeron, Matthew Hubbell, Michael Jones, Peter Michaleas, Andrew Prout, Antonio Rosa, Jeremy Kepner:
Scheduler technologies in support of high performance data analysis. 1-6 - Azzam Haidar, Benjamin Brock, Stanimire Tomov, Michael Guidry, Jay Jay Billings, Daniel Shyles, Jack J. Dongarra:
Performance analysis and acceleration of explicit integration for large kinetic networks using batched GPU computations. 1-7 - Shreyas G. Singapura, Rajgopal Kannan, Viktor K. Prasanna:
On-chip memory efficient data layout for 2D FFT on 3D memory integrated FPGA. 1-7 - Muthu Manikandan Baskaran, Matthew Harper Langston, Tahina Ramananandro, David Bruns-Smith, Tom Henretty, James R. Ezick, Richard Lethin:
Accelerated low-rank updates to tensor decompositions. 1-7 - Richard Veras, Tze Meng Low, Franz Franchetti:
A scale-free structure for power-law graphs. 1-7 - Ke Wen, Hang Guan, David M. Calhoun, David Donofrio, John Shalf:
Silicon photonic memory interconnect for many-core architectures. 1-7 - Geoffrey Phi C. Tran, Yu-An Chen, Dong-In Kang, John Paul Walters, Stephen P. Crago:
Hypervisor performance analysis for real-time workloads. 1-7 - Rafal Malewski, Markus Levy, Peter Torelli:
Analyzing heterogeneous computing architectures for ADAS and Mobile Imaging applications. 1-2 - David K. Wittenberg, Edin Kadric, André DeHon, Jonathan Edwards, Jeffrey Smith, Silviu Chiricescu:
PERFECT case studies demonstrating order of magnitude reduction in power consumption. 1-7 - Nir Nossenson, Ariel J. Jaffe:
CUDA implementation of an optimal online Gaussian-Signal-in-Gaussian-Noise detector. 1-7 - Janki Bhimani, Miriam Leeser, Ningfang Mi:
Design space exploration of GPU Accelerated cluster systems for optimal data transfer using PCIe bus. 1-7 - Michael Vai, David Whelihan, Nicholas Evancich, Kyung Joon Kwak, Jason H. Li, M. Britton, J. Foley, Michael Lynch, Douglas Schafer, J. DeMatteis:
Systems design of cybersecurity in embedded systems. 1-6 - Daniel O'Malley, Velimir V. Vesselinov:
ToQ.jl: A high-level programming language for D-Wave machines based on Julia. 1-7 - Siddharth Samsi, Laura J. Brattain, William Arcand, David Bestor, Bill Bergeron, Chansup Byun, Vijay Gadepally, Matthew Hubbell, Michael Jones, Anna Klein, Peter Michaleas, Lauren Milechin, Julie Mullen, Andrew Prout, Antonio Rosa, Charles Yee, Jeremy Kepner, Albert Reuther:
Benchmarking SciDB data import on HPC systems. 1-5 - Chansup Byun, Jeremy Kepner, William Arcand, David Bestor, Bill Bergeron, Vijay Gadepally, Matthew Hubbell, Peter Michaleas, Julie Mullen, Andrew Prout, Antonio Rosa, Charles Yee, Albert Reuther:
LLMapReduce: Multi-level map-reduce for high performance data analysis. 1-8 - Kristen L. Pudenz:
Parameter setting for quantum annealers. 1-6 - Mauro Bisson, Everett H. Phillips, Massimiliano Fatica:
A CUDA implementation of the pagerank pipeline benchmark. 1-7 - Haitham Ghalwash, Chun-Hsi Huang:
On SDN-based extreme-scale networks. 1-7 - Oded Green, David A. Bader:
cuSTINGER: Supporting dynamic graph algorithms for GPUs. 1-6 - Zhe Li, Qinru Qiu, Mangesh Tamhankar:
Towards parallel implementation of associative inference for cogent confabulation. 1-6 - Michael M. Wolf, Alicia M. Klinvex, Daniel M. Dunlavy:
Advantages to modeling relational data using hypergraphs versus graphs. 1-7 - Michael Booth, Edward Dahl, Mark Furtney, Steven P. Reinhardt:
Abstractions considered helpful: A tools architecture for quantum annealers. 1-2 - Alexander Chen, Alan Edelman, Jeremy Kepner, Vijay Gadepally, Dylan Hutchison:
Julia implementation of the Dynamic Distributed Dimensional Data Model. 1-7 - Jeffrey Caldwell, Bo Marr, David Bloom, Dan Thompson:
Optimizing simulation speed of FPGA model-based synthesis. 1-6 - Travis S. Humble, Keith A. Britt:
Software systems for high-performance quantum computing. 1-8 - Mike Jones, Bill Arcand, Bill Bergeron, David Bestor, Chansup Byun, Lauren Milechin, Vijay Gadepally, Matthew Hubbell, Jeremy Kepner, Peter Michaleas, Julie Mullen, Andy Prout, Tony Rosa, Siddharth Samsi, Charles Yee, Albert Reuther:
Scalability of VM provisioning systems. 1-5 - Christian Vázquez-Machado, Pedro Colon-Hernandez, Pedro A. Torres-Carrasquillo:
I-vector speaker and language recognition system on Android. 1-6 - David Brayford, Christoph Bernau, Carla Guillén, Carmen B. Navarrete:
Node level power measurements on a petaflop system. 1-6 - Mark Hodson, Duncan Fletcher, Dan Padilha, Tristan Cook:
Rapid prototyping with symbolic computation: Fast development of quantum annealing solutions. 1-5 - Fazle Sadi, Larry T. Pileggi, Franz Franchetti:
3D DRAM based application specific hardware accelerator for SpMV. 1 - Markus Steinberger, Andreas Derler, Rhaleb Zayer, Hans-Peter Seidel:
How naive is naive SpMV on the GPU? 1-8 - William S. Song, Vitaliy Gleyzer, Alexei Lomakin, Jeremy Kepner:
Novel graph processor architecture, prototype system, and results. 1-7 - Vijay Gadepally, Peinan Chen, Jennie Duggan, Aaron J. Elmore, Brandon Haynes, Jeremy Kepner, Samuel Madden, Tim Mattson, Michael Stonebraker:
The BigDAWG polystore system and architecture. 1-6 - Scott Pakin:
A quantum macro assembler. 1-8 - Kyle L. Labowski, Patrick W. Jungwirth, James A. Ross, David A. Richie:
Implementing Hilbert transform for Digital Signal Processing on epiphany many-core coprocessor. 1-6 - Alan D. George, Martin C. Herbordt, Herman Lam, Abhijeet G. Lawande, Jiayi Sheng, Chen Yang:
Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects. 1-7 - Timothy Weale, Vijay Gadepally, Dylan Hutchison, Jeremy Kepner:
Benchmarking the graphulo processing framework. 1-5 - Andrew Prout, William Arcand, David Bestor, Bill Bergeron, Chansup Byun, Vijay Gadepally, Matthew Hubbell, Michael Houle, Michael Jones, Peter Michaleas, Lauren Milechin, Julie Mullen, Antonio Rosa, Siddharth Samsi, Albert Reuther, Jeremy Kepner:
Enhancing HPC security with a user-based firewall. 1-4 - Peinan Chen, Vijay Gadepally, Michael Stonebraker:
The BigDawg monitoring framework. 1-6 - John A. Cortese:
An approach to big data inspired by statistical mechanics. 1-6 - Moritz von Looz, Mustafa Safa Özdayi, Sören Laue, Henning Meyerhenke:
Generating massive complex networks with hyperbolic geometry faster in practice. 1-6 - Barath Ramesh, Alan D. George, Herman Lam:
Real-time, low-latency image processing with high throughput on a multi-core SoC. 1-7 - Jeremy Kepner, Peter Aaltonen, David A. Bader, Aydin Buluç, Franz Franchetti, John R. Gilbert, Dylan Hutchison, Manoj Kumar, Andrew Lumsdaine, Henning Meyerhenke, Scott McMillan, Carl Yang, John D. Owens, Marcin Zalewski, Timothy G. Mattson, José E. Moreira:
Mathematical foundations of the GraphBLAS. 1-9 - Jeremy Kepner, Vijay Gadepally, Dylan Hutchison, Hayden Jananthan, Timothy G. Mattson, Siddharth Samsi, Albert Reuther:
Associative array model of SQL, NoSQL, and NewSQL databases. 1-9 - Ankush M. Gupta, Vijay Gadepally, Michael Stonebraker:
Cross-engine query execution in federated database systems. 1-6 - Michael M. Wolf, H. Carter Edwards, Stephen L. Olivier:
Kokkos/Qthreads task-parallel approach to linear algebra based graph analytics. 1-7
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-02 21:36 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
