![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
20th FDL 2017: Verona, Italy
- Franco Fummi, Hiren D. Patel, Samarjit Chakraborty:
2017 Forum on Specification and Design Languages, FDL 2017, Verona, Italy, September 18-20, 2017. IEEE 2017, ISBN 978-1-5386-4733-2
Session 1: Modeling and Simulation
- Enrico Fraccaroli
, Francesco Stefanni, Franco Fummi, Mark Zwolinski
:
Fault analysis in analog circuits through language manipulation and abstraction. 1-7 - Essayas Gebrewahid, Zain Ul-Abdin
:
Actor fission transformations for executing dataflow programs on manycores. 1-8 - Sarah Chabane, Rabéa Ameur-Boulifa, Mohamed Mezghiche:
Rethinking of I/O-automata composition. 1-7
Session 2: Languages and Design Methods for Time-critical Systems
- Reinhard von Hanxleden, Timothy Bourke, Alain Girault:
Real-time ticks for synchronous programming. 1-8 - Guillaume Baudart, Timothy Bourke, Marc Pouzet:
Symbolic simulation of dataflow synchronous programs with timers. 1-8 - Joaquín Aguado, Michael Mendler, Jia Jie Wang, Bruno Bodin
, Partha S. Roop:
Compositional timing-aware semantics for synchronous programming. 1-8
Session 4: Design and Validation Methodologies
- Stefano Centomo, Michele Lora, Antonio Portaluri, Francesco Stefanni, Franco Fummi:
Automatic generation of cycle-accurate Simulink blocks from hdl ips. 1-8 - Arthur Kalsing, Laurent Fesquet, Chouki Aktouf:
Towards consistency checking between HDL and UPF descriptions. 1-6 - Vladimir Herdt, Hoang M. Le, Daniel Große
, Rolf Drechsler
:
Towards early validation of firmware-based power management using virtual prototypes: A constrained random approach. 1-8
Session 5: Next generation Many-Cores
- Andrey Mokhov, Alessandro de Gennaro, Ghaith Tarawneh, Jonny Wray, Georgy Lukyanov, Sergey Mileiko, Joe Scott, Alex Yakovlev, Andrew D. Brown:
Language and hardware acceleration backend for graph processing. 1-7 - Liang Wang
, Xiaohang Wang, Ho-fung Leung, Terrence S. T. Mak:
Runtime task mapping for lifetime budgeting in many-core systems. 1-8
Session 6: Design, Optimization, and Verification of Modern Industry Applications
- João Bastos, Bram van der Sanden
, Olaf Donk, Jeroen Voeten, Sander Stuijk
, Ramon R. H. Schiffelers, Henk Corporaal:
Identifying bottlenecks in manufacturing systems using stochastic criticality analysis. 1-8 - Mona Safar:
Asil decomposition using SMT. 1-6
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.