default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSearch dblp for Publications
export results for "toc:db/conf/iess/iess2013.bht:"
download as .bib file
@inproceedings{DBLP:conf/iess/AlhoM13,
author = {Pekka Alho and
Jouni Mattila},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Real-Time Service-Oriented Architectures: {A} Data-Centric Implementation
for Distributed and Heterogeneous Robotic System},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {262--271},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_24},
doi = {10.1007/978-3-642-38853-8\_24},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/AlhoM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/AmiarDFB13,
author = {Azzeddine Amiar and
Micka{\"{e}}l Delahaye and
Yli{\`{e}}s Falcone and
Lydie du Bousquet},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Compressing Microcontroller Execution Traces to Assist System Analysis},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {139--150},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_13},
doi = {10.1007/978-3-642-38853-8\_13},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/AmiarDFB13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/AndoSHTT13,
author = {Yuki Ando and
Seiya Shibata and
Shinya Honda and
Hiroyuki Tomiyama and
Hiroaki Takada},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Automated Identification of Performance Bottleneck on Embedded Systems
for Design Space Exploration},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {171--180},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_16},
doi = {10.1007/978-3-642-38853-8\_16},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/AndoSHTT13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/AzumiSHOD13,
author = {Takuya Azumi and
Yasaman Samei Syahkal and
Yuko Hara{-}Azumi and
Hiroshi Oyama and
Rainer D{\"{o}}mer},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {{TECSCE:} {HW/SW} Codesign Framework for Data Parallelism Based on
Software Component},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {1--13},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_1},
doi = {10.1007/978-3-642-38853-8\_1},
timestamp = {Thu, 10 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/AzumiSHOD13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/ChangD13,
author = {Che{-}Wei Chang and
Rainer D{\"{o}}mer},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Formal Deadlock Analysis of SpecC Models Using Satisfiability Modulo
Theories},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {116--127},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_11},
doi = {10.1007/978-3-642-38853-8\_11},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/ChangD13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/FakihGFR13,
author = {Maher Fakih and
Kim Gr{\"{u}}ttner and
Martin Fr{\"{a}}nzle and
Achim Rettberg},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Exploiting Segregation in Bus-Based MPSoCs to Improve Scalability
of Model-Checking-Based Performance Analysis for SDFAs},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {205--217},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_19},
doi = {10.1007/978-3-642-38853-8\_19},
timestamp = {Thu, 23 Jun 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/FakihGFR13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/GanselSDRM13,
author = {Simon Gansel and
Stephan Schnitzer and
Frank D{\"{u}}rr and
Kurt Rothermel and
Christian Maih{\"{o}}fer},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Towards Virtualization Concepts for Novel Automotive {HMI} Systems},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {193--204},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_18},
doi = {10.1007/978-3-642-38853-8\_18},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/GanselSDRM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/GezginHRS13,
author = {Tayfun Gezgin and
Stefan Henkler and
Achim Rettberg and
Ingo Stierand},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Contract-Based Compositional Scheduling Analysis for Evolving Systems},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {272--282},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_25},
doi = {10.1007/978-3-642-38853-8\_25},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/GezginHRS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/GillesGBK13,
author = {Katharina Gilles and
Stefan Groesbrink and
Daniel Baldin and
Timo Kerstan},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Proteus Hypervisor: Full Virtualization and Paravirtualization for
Multi-core Embedded Systems},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {293--305},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_27},
doi = {10.1007/978-3-642-38853-8\_27},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/GillesGBK13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/Groesbrink13,
author = {Stefan Groesbrink},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {On the Homogeneous Multiprocessor Virtual Machine Partitioning Problem},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {228--237},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_21},
doi = {10.1007/978-3-642-38853-8\_21},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/Groesbrink13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/HeuerKW13,
author = {Andr{\'{e}} Heuer and
Tobias Kaufmann and
Thorsten Weyer},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Extending an {IEEE} 42010-Compliant Viewpoint-Based Engineering-Framework
for Embedded Systems to Support Variant Management},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {283--292},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_26},
doi = {10.1007/978-3-642-38853-8\_26},
timestamp = {Thu, 26 Jan 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iess/HeuerKW13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/KlobedanzJRM13,
author = {Kay Klobedanz and
Jan Jatzkowski and
Achim Rettberg and
Wolfgang M{\"{u}}ller},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Fault-Tolerant Deployment of Real-Time Software in {AUTOSAR} {ECU}
Networks},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {238--249},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_22},
doi = {10.1007/978-3-642-38853-8\_22},
timestamp = {Thu, 30 Jun 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/KlobedanzJRM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/KunzelWMPN13,
author = {Gustavo K{\"{u}}nzel and
Jean Michel Winter and
Ivan M{\"{u}}ller and
Carlos Eduardo Pereira and
Jo{\~{a}}o Cesar Netto},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {A Passive Monitoring Tool for Evaluation of Routing in WirelessHART
Networks},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {159--170},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_15},
doi = {10.1007/978-3-642-38853-8\_15},
timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/KunzelWMPN13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/LeFHMPR13,
author = {Truong Giang Le and
Dmitriy Fedosov and
Olivier Hermant and
Matthieu Manceny and
Renaud Pawlak and
Renaud Rioboo},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Programming Robots with Events},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {14--25},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_2},
doi = {10.1007/978-3-642-38853-8\_2},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/LeFHMPR13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/LiT13,
author = {Gang Li and
S{\o}ren Top},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {{I/O} Sharing in a Multi-core Kernel for Mixed-Criticality Applications},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {331--342},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_30},
doi = {10.1007/978-3-642-38853-8\_30},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/LiT13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/MalipatlollaS13,
author = {Sunil Malipatlolla and
Ingo Stierand},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Evaluating the Impact of Integrating a Security Module on the Real-Time
Properties of a System},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {343--352},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_31},
doi = {10.1007/978-3-642-38853-8\_31},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/MalipatlollaS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/MarianoLGC13,
author = {Artur Mariano and
Dongwook Lee and
Andreas Gerstlauer and
Derek Chiou},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Hardware and Software Implementations of Prim's Algorithm for Efficient
Minimum Spanning Tree Computation},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {151--158},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_14},
doi = {10.1007/978-3-642-38853-8\_14},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/MarianoLGC13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/NowotkaT13,
author = {Dirk Nowotka and
Johannes Traub},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Formal Verification of Concurrent Embedded Software},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {218--227},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_20},
doi = {10.1007/978-3-642-38853-8\_20},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/NowotkaT13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/OertelR13,
author = {Markus Oertel and
Achim Rettberg},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Reducing Re-verification Effort by Requirement-Based Change Management},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {104--115},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_10},
doi = {10.1007/978-3-642-38853-8\_10},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/OertelR13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/PariziFCM13,
author = {Rafael Baldiati Parizi and
Ronaldo Rodrigues Ferreira and
Luigi Carro and
{\'{A}}lvaro F. Moreira},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Compiler Optimizations Do Impact the Reliability of Control-Flow Radiation
Hardened Embedded Software},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {49--60},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_5},
doi = {10.1007/978-3-642-38853-8\_5},
timestamp = {Tue, 15 Mar 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iess/PariziFCM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/PockrandtHKG13,
author = {Marcel Pockrandt and
Paula Herber and
Verena Kl{\"{o}}s and
Sabine Glesner},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Model Checking Memory-Related Properties of Hardware/Software Co-designs},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {92--103},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_9},
doi = {10.1007/978-3-642-38853-8\_9},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/PockrandtHKG13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/ReinkemeierS13,
author = {Philipp Reinkemeier and
Ingo Stierand},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Compositional Timing Analysis of Real-Time Systems Based on Resource
Segregation Abstraction},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {181--192},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_17},
doi = {10.1007/978-3-642-38853-8\_17},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/ReinkemeierS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/RenauxP13,
author = {Douglas P. B. Renaux and
Fabiana P{\"{o}}ttker},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Power Reduction in Embedded Systems Using a Design Methodology Based
on Synchronous Finite State Machines},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {61--72},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_6},
doi = {10.1007/978-3-642-38853-8\_6},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/RenauxP13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/SilvaG13,
author = {Bruno Dal B{\'{o}} Silva and
Marcelo G{\"{o}}tz},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {A Structural Parametric Binaural 3D Sound Implementation Using Open
Hardware},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {306--317},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_28},
doi = {10.1007/978-3-642-38853-8\_28},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/SilvaG13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/SimkovaPKH13,
author = {Marcela Simkov{\'{a}} and
Zdenek Prikryl and
Zdenek Kot{\'{a}}sek and
Tomas Hruska},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Automated Functional Verification of Application Specific Instruction-set
Processors},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {128--138},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_12},
doi = {10.1007/978-3-642-38853-8\_12},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/SimkovaPKH13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/SteinfeldRSC13,
author = {Leonardo Steinfeld and
Marcus Ritt and
Fernando Silveira and
Luigi Carro},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Low-Power Processors Require Effective Memory Partitioning},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {73--81},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_7},
doi = {10.1007/978-3-642-38853-8\_7},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/SteinfeldRSC13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/Tanaka13,
author = {Kiyofumi Tanaka},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Adaptive Total Bandwidth Server: Using Predictive Execution Time},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {250--261},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_23},
doi = {10.1007/978-3-642-38853-8\_23},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/Tanaka13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/Torres13,
author = {Frank Sill Torres},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Enhancement of System-Lifetime by Alternating Module Activation},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {82--91},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_8},
doi = {10.1007/978-3-642-38853-8\_8},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iess/Torres13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/WehrmeisterB13,
author = {Marco A. Wehrmeister and
Gian Ricardo Berkenbrock},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Automatic Execution of Test Cases on {UML} Models of Embedded Systems},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {39--48},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_4},
doi = {10.1007/978-3-642-38853-8\_4},
timestamp = {Sat, 04 Jan 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iess/WehrmeisterB13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/ZhangK13,
author = {Zhenkai Zhang and
Xenofon D. Koutsoukos},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Modeling Time-Triggered Ethernet in SystemC/TLM for Virtual Prototyping
of Cyber-Physical Systems},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {318--330},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_29},
doi = {10.1007/978-3-642-38853-8\_29},
timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/ZhangK13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iess/ZhangS13,
author = {Jiaxing Zhang and
Gunar Schirner},
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Joint Algorithm Developing and System-Level Design: Case Study on
Video Encoding},
booktitle = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
pages = {26--38},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8\_3},
doi = {10.1007/978-3-642-38853-8\_3},
timestamp = {Tue, 26 Jun 2018 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/ZhangS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/iess/2013,
editor = {Gunar Schirner and
Marcelo G{\"{o}}tz and
Achim Rettberg and
Mauro Cesar Zanella and
Franz J. Rammig},
title = {Embedded Systems: Design, Analysis and Verification - 4th {IFIP} {TC}
10 International Embedded Systems Symposium, {IESS} 2013, Paderborn,
Germany, June 17-19, 2013. Proceedings},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {403},
publisher = {Springer},
year = {2013},
url = {https://doi.org/10.1007/978-3-642-38853-8},
doi = {10.1007/978-3-642-38853-8},
isbn = {978-3-642-38852-1},
timestamp = {Thu, 15 Jun 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iess/2013.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
retrieved on 2025-01-05 11:51 CET from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
