"Sequential Networks with AND and OR Gates."

Saburo Muroga (1999)

> Home

Details and statistics

DOI: 10.1201/9781420049671.CH28

access: closed

type: Reference Work

metadata version: 2017-07-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - reference/vlsi/Muroga99d
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/reference/vlsi/Muroga99d
Saburo Muroga:
Sequential Networks with AND and OR Gates. The VLSI Handbook 1999

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.