"Efficient low latency techniques and VLSI architectures for LDPC codes ..."

Francesco Rossi (2008)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2023-05-10

- view
  - electronic edition @ sbn.it
- export record
  dblp key:
  - phd/it/Rossi08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/it/Rossi08
Francesco Rossi:
Efficient low latency techniques and VLSI architectures for LDPC codes decoding. University of Pisa, Italy, 2008

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.