"Path planning on a high performance heterogeneous CPU/FPGA architecture. ..."

Omar Souissi (2015)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2022-05-12

- view
  - electronic edition @ archives-ouvertes.fr
- export record
  dblp key:
  - phd/hal/Souissi15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/hal/Souissi15
Omar Souissi:
Path planning on a high performance heterogeneous CPU/FPGA architecture. (Planification de chemin d'hélicoptères sur une architecture hétérogène CPU FPGA haute performance). University of Valenciennes and Hainaut-Cambresis, France, 2015

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.