"Designing Optimized parallel interleaver architecture for Turbo and LDPC ..."

Saeed-ur Rehman (2014)

> Home

Details and statistics

DOI: —

access: open

type: Book or Thesis

metadata version: 2020-07-21

- view
  - electronic edition @ archives-ouvertes.fr (open access)
- export record
  dblp key:
  - phd/hal/Rehman14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/hal/Rehman14
Saeed-ur Rehman:
Designing Optimized parallel interleaver architecture for Turbo and LDPC decoders. (Conception d'architectures d'entrelaceurs parallèles pour les décodeurs de Turbo-Codes et de LDPC). University of Southern Brittany, Morbihan, France, 2014

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.