"Validation and verification of the interconnection of hardware ..."

Paul Edward McKechnie (2010)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2022-04-05

- view
  - electronic edition @ gla.ac.uk
  - electronic edition @ bl.uk
- export record
  dblp key:
  - phd/ethos/McKechnie10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/ethos/McKechnie10
Paul Edward McKechnie:
Validation and verification of the interconnection of hardware intellectual property blocks for FPGA-based packet processing systems. University of Glasgow, UK, 2010

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.