![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Timing driven floorplanning beim hierarchischen VLSI-Entwurf."
Manfred Schoelzke (1999)
- Manfred Schoelzke:
Timing driven floorplanning beim hierarchischen VLSI-Entwurf. Kaiserslautern University of Technology, Germany, Kovač 1999, ISBN 978-3-8300-0012-9, pp. 1-248
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.