"Transistor-Level Layout of Integrated Circuits"

Jan Schneider (2014)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2024-03-20

- view
  - electronic edition via handle.net
  authority control:
- export record
  dblp key:
  - phd/basesearch/Schneider14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/basesearch/Schneider14
Jan Schneider:
Transistor-Level Layout of Integrated Circuits. University of Bonn, Germany, 2014

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.