"An efficient tree architecture for modulo 2n+1 ..."

Zhongde Wang, Graham A. Jullien, William C. Miller (1996)

> Home

Details and statistics

DOI: 10.1007/BF00929618

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/WangJM96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/WangJM96
Zhongde Wang, Graham A. Jullien, William C. Miller:
An efficient tree architecture for modulo 2ⁿ+1 multiplication. J. VLSI Signal Process. 14(3): 241-248 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.