"Pipelined systolic architectures for DLMS adaptive filtering."

Joseph Thomas (1996)

> Home

Details and statistics

DOI: 10.1007/BF00924987

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/Thomas96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/Thomas96
Joseph Thomas:
Pipelined systolic architectures for DLMS adaptive filtering. J. VLSI Signal Process. 12(3): 223-246 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.