"Profile Guided Dataflow Transformation for FPGAs and CPUs."

Robert J. Stewart et al. (2017)

> Home

Details and statistics

DOI: 10.1007/S11265-015-1044-Y

access: closed

type: Journal Article

metadata version: 2022-08-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/StewartBWM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/StewartBWM17
Robert J. Stewart, Deepayan Bhowmik, Andrew M. Wallace, Greg Michaelson:
Profile Guided Dataflow Transformation for FPGAs and CPUs. J. Signal Process. Syst. 87(1): 3-20 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.