"An Efficient VLSI Architecture for Computation of Discrete Fractional ..."

Kailash Chandra Ray, M. V. N. V. Prasad, Anindya Sundar Dhar (2018)

> Home

Details and statistics

DOI: 10.1007/S11265-017-1281-3

access: closed

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/RayPD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/RayPD18
Kailash Chandra Ray, M. V. N. V. Prasad, Anindya Sundar Dhar:
An Efficient VLSI Architecture for Computation of Discrete Fractional Fourier Transform. J. Signal Process. Syst. 90(11): 1569-1580 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.