"A Flexible, High-Performance FPGA Implementation of a Feed-Forward ..."

Konstantinos Maragos et al. (2017)

> Home

Details and statistics

DOI: 10.1007/S11265-016-1201-Y

access: closed

type: Journal Article

metadata version: 2024-01-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/MaragosSLKDBAS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/MaragosSLKDBAS17
Konstantinos Maragos, Christos Spatharakis, George Lentaris, Panagiotis Kontzilas, Stefanos Dris, Paraskevas Bakopoulos, Hercules Avramopoulos, Dimitrios Soudris:
A Flexible, High-Performance FPGA Implementation of a Feed-Forward Equalizer for Optical Interconnects up to 112 Gb/s. J. Signal Process. Syst. 88(2): 107-125 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.