"A shift register architecture for high-speed data sorting."

Chen-Yi Lee, Jer-Min Tsai (1995)

> Home

Details and statistics

DOI: 10.1007/BF02107058

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/LeeT95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/LeeT95
Chen-Yi Lee, Jer-Min Tsai:
A shift register architecture for high-speed data sorting. J. VLSI Signal Process. 11(3): 273-280 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.