"GENES IV: A bit-serial processing element for a multi-model neural-network ..."

Paolo Ienne, Marc A. Viredaz (1995)

> Home

Details and statistics

DOI: 10.1007/BF02407088

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/IenneV95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/IenneV95
Paolo Ienne, Marc A. Viredaz:
GENES IV: A bit-serial processing element for a multi-model neural-network accelerator. J. VLSI Signal Process. 9(3): 257-273 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.