"Real-Time FPGA Implementation of FIR Filter Using OpenCL Design."

Iman Firmansyah, Yoshiki Yamaguchi (2022)

> Home

Details and statistics

DOI: 10.1007/S11265-021-01723-6

access: closed

type: Journal Article

metadata version: 2022-02-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/FirmansyahY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/FirmansyahY22
Iman Firmansyah, Yoshiki Yamaguchi:
Real-Time FPGA Implementation of FIR Filter Using OpenCL Design. J. Signal Process. Syst. 94(1): 117-129 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.