"The Impact of Rate Control Algorithms on System-Level VLSI Design."

Sheu-Chih Cheng, Hsueh-Ming Hang (1998)

> Home

Details and statistics

DOI: 10.1023/A:1008030931864

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChengH98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChengH98
Sheu-Chih Cheng, Hsueh-Ming Hang:
The Impact of Rate Control Algorithms on System-Level VLSI Design. J. VLSI Signal Process. 20(3): 233-250 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.