"A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform."

Chien-Yu Chen et al. (2001)

> Home

Details and statistics

DOI: 10.1023/A:1011180506997

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChenYWC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChenYWC01
Chien-Yu Chen, Zhong-Lan Yang, Tu-Chih Wang, Liang-Gee Chen:
A Programmable Parallel VLSI Architecture for 2-D Discrete Wavelet Transform. J. VLSI Signal Process. 28(3): 151-163 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.