"Pipeline interleaving design for FIR, IIR, and FFT array processors."

Liang-Gee Chen, Yeu-Shen Jehng, Tzi-Dar Chiueh (1995)

> Home

Details and statistics

DOI: 10.1007/BF02120033

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChenJC95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChenJC95
Liang-Gee Chen, Yeu-Shen Jehng, Tzi-Dar Chiueh:
Pipeline interleaving design for FIR, IIR, and FFT array processors. J. VLSI Signal Process. 10(3): 275-293 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.