"Design and Implementation of a Low Power Ternary Full Adder."

A. Srivastava, K. Venkatapathy (1996)

> Home

Details and statistics

DOI: 10.1155/1996/94696

access: open

type: Journal Article

metadata version: 2022-11-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/SrivastavaV96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/SrivastavaV96
A. Srivastava, K. Venkatapathy:
Design and Implementation of a Low Power Ternary Full Adder. VLSI Design 4(1): 75-81 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.