"Fully Pipelined Parallel Architecture for Candidate Block and ..."

Reeba Korah, J. Raja Paul Perinbam (2008)

> Home

Details and statistics

DOI: 10.1155/2008/890410

access: open

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/KorahP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/KorahP08
Reeba Korah, J. Raja Paul Perinbam:
Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation. VLSI Design 2008: 890410:1-890410:8 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.