"Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved ..."

Rafal Tomasz Dlugosz, Krzysztof Iniewski (2007)

> Home

Details and statistics

DOI: 10.1155/2007/45269

access: open

type: Journal Article

metadata version: 2018-08-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/DlugoszI07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/DlugoszI07
Rafal Tomasz Dlugosz, Krzysztof Iniewski:
Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-to-Digital Converter for Wireless Sensor Networks. VLSI Design 2007: 45269:1-45269:13 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.