"Design of an All-Digital Synchronized Frequency Multiplier Based on a ..."

Maher Assaad, Mohammed H. Alser (2012)

> Home

Details and statistics

DOI: 10.1155/2012/546212

access: open

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/AssaadA12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/AssaadA12
Maher Assaad, Mohammed H. Alser:
Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture. VLSI Design 2012: 546212:1-546212:7 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.