"An 8-Bit in Resistive Memory Computing Core With Regulated Passive Neuron ..."

Yewei Zhang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3140395

access: closed

type: Journal Article

metadata version: 2024-06-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ZhangHXWXFS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ZhangHXWXFS22
Yewei Zhang, Kejie Huang, Rui Xiao, Bo Wang, Yanfeng Xu, Jicong Fan, Haibin Shen:
An 8-Bit in Resistive Memory Computing Core With Regulated Passive Neuron and Bitline Weight Mapping. IEEE Trans. Very Large Scale Integr. Syst. 30(4): 379-391 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.