"A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 ..."

Won-Joo Yun et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2010.2053395

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YunLSK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YunLSK11
Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Suki Kim:
A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology. IEEE Trans. Very Large Scale Integr. Syst. 19(9): 1718-1722 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.