"A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized ..."

Chang-Hyo Yu et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2008.2003515

access: closed

type: Journal Article

metadata version: 2024-05-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YuCKKK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YuCKKK09
Chang-Hyo Yu, Kyusik Chung, Donghyun Kim, Seok-Hoon Kim, Lee-Sup Kim:
A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches. IEEE Trans. Very Large Scale Integr. Syst. 17(10): 1369-1382 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.