"Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)."

Wei Xu et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2009.2035509

access: closed

type: Journal Article

metadata version: 2022-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/XuSWCZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/XuSWCZ11
Wei Xu, Hongbin Sun, Xiaobin Wang, Yiran Chen, Tong Zhang:
Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM). IEEE Trans. Very Large Scale Integr. Syst. 19(3): 483-493 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.