"Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop ..."

Zisong Wang et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2023.3251286

access: closed

type: Journal Article

metadata version: 2023-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/WangZSZMWXW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/WangZSZMWXW23
Zisong Wang, Peiyi Zhao, Tom Springer, Congyi Zhu, Jaccob Mau, Andrew Wells, Yinshui Xia, Lingli Wang:
Low-Power Redundant-Transition-Free TSPC Dual-Edge-Triggering Flip-Flop Using Single-Transistor-Clocked Buffer. IEEE Trans. Very Large Scale Integr. Syst. 31(5): 706-710 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.