"A Highly Unified Reconfigurable Multicore Architecture to Speed Up ..."

Yang Su et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3166355

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/SuYYYL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/SuYYYL22
Yang Su, Bai-Long Yang, Chen Yang, Zepeng Yang, Yi-Wei Liu:
A Highly Unified Reconfigurable Multicore Architecture to Speed Up NTT/INTT for Homomorphic Polynomial Multiplication. IEEE Trans. Very Large Scale Integr. Syst. 30(8): 993-1006 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.