"An 80× Analog-Implemented Time-Difference Amplifier for ..."

Horng-Yuan Shih, Sheng-Kai Lin, Po-Shun Liao (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2343244

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ShihLL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ShihLL15
Horng-Yuan Shih, Sheng-Kai Lin, Po-Shun Liao:
An 80× Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-µm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 23(8): 1528-1533 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.