"An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery ..."

Kyungho Ryu et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2020.3018794

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RyuLLKPPLL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RyuLLKPPLL20
Kyungho Ryu, Kil-Hoon Lee, Jung-Pil Lim, Jinho Kim, Han Su Pae, Junho Park, Hyun-Wook Lim, Jae-Youl Lee:
An Analytical Jitter Tolerance Model for DLL-Based Clock and Data Recovery Circuits. IEEE Trans. Very Large Scale Integr. Syst. 28(11): 2257-2267 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.