"VLSI Design of an SVM Learning Core on Sequential Minimal Optimization ..."

Ta-Wen Kuan et al. (2012)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2011.2107533

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KuanWWLG12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KuanWWLG12
Ta-Wen Kuan, Jhing-Fa Wang, Jia-Ching Wang, Po-Chuan Lin, Gaung-Hui Gu:
VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm. IEEE Trans. Very Large Scale Integr. Syst. 20(4): 673-683 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.