"Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier ..."

Alex Pappachen James, Dinesh Sasi Kumar, Arun Ajayan (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2371857

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/JamesKA15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/JamesKA15
Alex Pappachen James, Dinesh Sasi Kumar, Arun Ajayan:
Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication. IEEE Trans. Very Large Scale Integr. Syst. 23(11): 2690-2694 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.