"Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET ..."

Brad D. Gaynor, Soha Hassoun (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2341834

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/GaynorH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/GaynorH15
Brad D. Gaynor, Soha Hassoun:
Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits. IEEE Trans. Very Large Scale Integr. Syst. 23(8): 1499-1507 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.