"Reliability Evaluation and Fault Tolerance Design for FPGA Implemented ..."

Zhen Gao et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3224137

access: closed

type: Journal Article

metadata version: 2023-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/GaoSLUR23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/GaoSLUR23
Zhen Gao, Jinchang Shi, Qiang Liu, Anees Ullah, Pedro Reviriego:
Reliability Evaluation and Fault Tolerance Design for FPGA Implemented Reed Solomon (RS) Erasure Decoders. IEEE Trans. Very Large Scale Integr. Syst. 31(1): 142-146 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.