"A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation ..."

Yushen Fu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3232516

access: closed

type: Journal Article

metadata version: 2024-09-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/FuHSMLY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/FuHSMLY23
Yushen Fu, Chengyu Huang, Limeng Sun, Weiguang Meng, Xueqing Li, Huazhong Yang:
A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation Network and Differential Clock Timing Calibration. IEEE Trans. Very Large Scale Integr. Syst. 31(2): 199-209 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.