"RSYN: a system for automated synthesis of reliable multilevel circuits."

Kaushik De et al. (1994)

> Home

Details and statistics

DOI: 10.1109/92.285745

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DeNNB94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DeNNB94
Kaushik De, Chitra Natarajan, Devi Nair, Prithviraj Banerjee:
RSYN: a system for automated synthesis of reliable multilevel circuits. IEEE Trans. Very Large Scale Integr. Syst. 2(2): 186-195 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.