"The design of a SRAM-based field-programmable gate array-Part II: Circuit ..."

Paul Chow et al. (1999)

> Home

Details and statistics

DOI: 10.1109/92.784093

access: closed

type: Journal Article

metadata version: 2021-04-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChowSRCPR99a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChowSRCPR99a
Paul Chow, Soon Ong Seo, Jonathan Rose, Kevin Chung, Gerard Páez-Monzón, Immanuel Rahardja:
The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout. IEEE Trans. Very Large Scale Integr. Syst. 7(3): 321-330 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.