"A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18-µm CMOS."

Liang-Jen Chen, Shen-Iuan Liu (2016)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2015.2469132

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChenL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChenL16
Liang-Jen Chen, Shen-Iuan Liu:
A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18-µm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 24(4): 1470-1483 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.