"FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers ..."

Pingxiuqi Chen et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2016.2600568

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChenBKAX17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChenBKAX17
Pingxiuqi Chen, Shaik Nazeem Basha, Mehran Mozaffari Kermani, Reza Azarderakhsh, Jiafeng Xie:
FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers. IEEE Trans. Very Large Scale Integr. Syst. 25(2): 725-734 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.