"A minimum total power methodology for projecting limits on CMOS GSI."

Azeez J. Bhavnagarwala et al. (2000)

> Home

Details and statistics

DOI: 10.1109/92.845891

access: closed

type: Journal Article

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/BhavnagarwalaABM00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/BhavnagarwalaABM00
Azeez J. Bhavnagarwala, Blanca Austin, Keith A. Bowman, James D. Meindl:
A minimum total power methodology for projecting limits on CMOS GSI. IEEE Trans. Very Large Scale Integr. Syst. 8(3): 235-251 (2000)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.