"Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder ..."

Partha Bhattacharyya et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2357057

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/BhattacharyyaKG15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/BhattacharyyaKG15
Partha Bhattacharyya, Bijoy Kundu, Sovan Ghosh, Vinay Kumar, Anup Dandapat:
Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10): 2001-2008 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.