"POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator."

Erfan Bank-Tavakoli et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2019.2947639

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/Bank-TavakoliGK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/Bank-TavakoliGK20
Erfan Bank-Tavakoli, Seyed Abolfazl Ghasemzadeh, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram:
POLAR: A Pipelined/Overlapped FPGA-Based LSTM Accelerator. IEEE Trans. Very Large Scale Integr. Syst. 28(3): 838-842 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.