"Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization ..."

Md. Mahbub Alam, Mark M. Tehranipoor, Domenic Forte (2019)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2019.2933278

access: closed

type: Journal Article

metadata version: 2021-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AlamTF19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AlamTF19
Md. Mahbub Alam, Mark M. Tehranipoor, Domenic Forte:
Recycled FPGA Detection Using Exhaustive LUT Path Delay Characterization and Voltage Scaling. IEEE Trans. Very Large Scale Integr. Syst. 27(12): 2897-2910 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.