"Analysing the Role of Last Level Caches in Controlling Chip Temperature."

Shounak Chakraborty, Hemangee K. Kapoor (2018)

> Home

Details and statistics

DOI: 10.1109/TSUSC.2018.2823542

access: closed

type: Journal Article

metadata version: 2020-04-02

- view
  authority control:
- export record
  dblp key:
  - journals/tsusc/ChakrabortyK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tsusc/ChakrabortyK18
Shounak Chakraborty, Hemangee K. Kapoor:
Analysing the Role of Last Level Caches in Controlling Chip Temperature. IEEE Trans. Sustain. Comput. 3(4): 289-305 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.